


B

**Slater & Matsil, L.L.P.**

Suite 1000  
17950 Preston Road  
Dallas, Texas 75252-5793  
Phone: 972-732-1001 Facsimile: 972-732-9218

**FACSIMILE COVER SHEET**

To: Commissioner for Patents	Total Pages Sent: 7
Mail Stop Issue Fee	(including cover sheet)
Facsimile Number: (571) 273-2885	Transmission Date: January 24, 2006

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Seidl, *et al.* Docket No.: INF-130  
Serial No: 10/765,052 Art Unit: 2812  
Date Filed: January 28, 2004  
Title: Method of Fabricating an Oxide Collar for a Trench Capacitor

**CERTIFICATION OF FACSIMILE TRANSMISSION**

I hereby certify that the following papers are being transmitted by facsimile to the U.S. Patent and Trademark Office at (571) 273-2885 on the date shown above:

- Certification of Facsimile Transmission (1 page)
- Submission of Papers Cited in Background Section (1 page)
- Copy of 1<sup>st</sup> Page of U.S. Patent No. 6,342,277 B1 (1 page)
- Copy of One (1) Cited Reference (4 pages)


Respectfully submitted,

Kristin R. Hayes  
Legal Assistant

Confirmation Respectfully Requested

This facsimile is intended only for the use of the address named and contains legally privileged and/or confidential information. If you are not the intended recipient of this telecopy, you are hereby notified that any dissemination, distribution, copying or use of this communication is strictly prohibited. Applicable privileges are not waived by virtue of the document having been transmitted by Facsimile. Any misdirected facsimiles should be returned to the sender by mail at the address indicated on this cover sheet.

BEST AVAILABLE COPY

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**Applicant: Seidl, *et al.*

Docket No.: INF-130

Serial No.: 10/756,052

Art Unit: 2812

Filed: January 28, 2004

Examiner: Kennedy, Jennifer M.

For: Method of Fabricating an Oxide Collar for a Trench Capacitor

Mail Stop Issue Fee  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**SUBMISSION OF PAPERS CITED IN BACKGROUND SECTION**

Dear Sir:

Applicants provide herewith the first page of U.S. Patent No. 6,342,277 B1 and the article entitled "Mass-Productive Ultra-Low Temperature ALD SiO<sub>2</sub> Process for Promising for Sub-90nm Memory and Logic Devices," to Park et al., (IEDM 2002), that are cited in the above-referenced application. Since the patent and article are not material to the patentability of any of the claims, Applicants believe that examination of these references is not necessary. However, since they were cited in the background, Applicants request that a copy of each be placed in the file.

Respectfully submitted,

Ira S. Matsil  
Attorney for Applicant  
Reg. No. 35,272

January 24, 2006

Date

SLATER & MATSIL, L.L.P.  
17950 Preston Rd., Suite 1000  
Dallas, TX 75252  
(972) 732-1001 (phone)  
(972) 732-9218 (fax)

UNFILED COPY

## Mass-Productive Ultra-Low Temperature ALD SiO<sub>2</sub> Process Promising for Sub-90nm Memory and Logic Devices

Jae-Eun Park, Ja-Hyun Ku, Joo-Won Lee, Jong-bo Yang, Kang-Soo Chu, Seung-Hwan Lee,  
Moon-Han Park, Nae-In Lee, Ho-Kyu Kang, and Kwang-Pyuk Suh

Advanced Process Development Project, System LSI Division, Samsung Electronics Co., Ltd.  
San #24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, Korea, 449-711  
Phone: 82-31-209-6324, Fax: 82-31-209-6299, E-mail: jancy@samsung.co.kr

Byoung-Ha Cho, Byoung-Chul Kim, and Chool-Ho Shin  
Moohan, Inc., #5-1 Chaam-Dong, Chonan-City, Chungcheongnam-Do, Korea, 330-200

### Abstract

For the first time, ultra-low temperature ALD SiO<sub>2</sub> is successfully developed and applied on W/WN/poly-Si stack gate as a dual spacer for the enhancement of data retention time. ALD SiO<sub>2</sub> deposition is performed at 75°C using HCD and H<sub>2</sub>O as precursors and pyridine as a catalyst. Using ALD SiO<sub>2</sub> process, SiO<sub>2</sub> layer is deposited on W/WN/poly-Si stack gate without W oxidation. The gate resistances of W/WN/poly-Si stack gate do not exhibit any difference between SiN single spacer and SiO<sub>2</sub>/SiN dual spacer schemes, which indicates that W oxidation does not occur during the ALD SiO<sub>2</sub> deposition for the formation of dual spacer. Conclusively, the significant improvement (>50%) of data retention time is achieved by employing SiO<sub>2</sub>/SiN dual spacer at W/WN/poly-Si stack gate in 130nm DRAM device. In addition, excellent short channel characteristics of V<sub>th</sub> is identified by applying low temperature ALD SiO<sub>2</sub> layer as a dual spacer on sub-100nm SRAM device.

### Introduction

As the minimum feature size of DRAM is decreased below 100nm, W/WN/poly-Si stack gate should be adopted to reduce the word line resistance and the gate stack height at the same time.[1] In WSix gate, it is known that SiO<sub>2</sub>/SiN dual spacer scheme results in better data retention characteristics in DRAM. The improvement of data retention time using dual spacer is mainly due to the minimization of dry etch damage during SiN spacer formation. W/WN/poly-Si stack gate, however, can not employ the dual spacer scheme due to the severe oxidation of W during high temperature CVD (HT-CVD) oxide deposition. In this study, we successfully developed atomic layer deposition(ALD) technique for SiO<sub>2</sub> deposition at low temperature. Furthermore, we firstly applied ALD SiO<sub>2</sub> layer on

W/WN/poly-Si stack gate as a dual spacer without W oxidation and analyzed data retention characteristics as well as transistor characteristics.

### Results and Discussions

#### 1. Mass-Productive ALD SiO<sub>2</sub> Process

Fig. 1 shows the gas flow sequence of ALD SiO<sub>2</sub> process based on pyridine catalyzed SiCl<sub>4</sub>(TCS) + H<sub>2</sub>O → SiO<sub>2</sub> + HCl reaction.[2,3] The pyridine catalyst remarkably lowers a deposition temperature from >600K to room temperature. In our study, however, it is found that TCS based ALD SiO<sub>2</sub> process is not very satisfactory for device application due to low throughput and poor SiO<sub>2</sub> film quality. To overcome the drawbacks of TCS based ALD SiO<sub>2</sub> process, we firstly examined Si<sub>2</sub>Cl<sub>6</sub>(HCD) as a silicon precursor instead of TCS. In fact, HCD precursor shows a superior deposition rate as compared to TCS precursor.(Fig. 2) Furthermore, HCD based ALD SiO<sub>2</sub> film exhibits higher wet etch resistance than TCS based ALD SiO<sub>2</sub> film.(Fig. 3) Table 1 summarizes the basic properties of ALD SiO<sub>2</sub> process with HCD as a silicon precursor. The optimized process condition yields 1.5 Å/cycle deposition rate, <1% film uniformity, and excellent characteristics of process repeatability. The low level of film particle is also accomplished between in-situ chamber cleaning.

#### 2. Properties of ALD SiO<sub>2</sub>

Generally, SiO<sub>2</sub> film deposited at low temperature contains considerable amount of -OH group which degrades film properties. In this experiment, FT-IR and AES analyses are performed to evaluate the HCD based ALD SiO<sub>2</sub> film with post annealing. FT-IR and AES analyses shown in Fig. 4, 5 strongly suggest that HCD based ALD SiO<sub>2</sub> film is completely transformed to stoichiometric SiO<sub>2</sub> film after post annealing at 700°C

### 9.3.1

for 1min. Moreover, it is confirmed that the impurity levels of C and Cl are below detection limit in AES spectra. As shown in Fig. 6, the deposited film thickness of ALD SiO<sub>2</sub> shows a good linearity with the number of process cycles. The surface RMS roughness measured by atomic force microscopy (AFM) indicates that ALD SiO<sub>2</sub> yields much smoother surface than HT-CVD oxide even at thicker film. (Fig. 7) In addition, ALD SiO<sub>2</sub> film exhibits the excellent step-coverage (over 95%) with no pattern loading effect. (Fig. 8). It is also confirmed that the electrical property of ALD SiO<sub>2</sub> evaluated by SIS capacitor structure is comparable with that of HT-CVD oxide as shown in Fig. 9.

### 3. ALD SiO<sub>2</sub> as a Dual Spacer at Metal Gate in DRAM

In general, dry etch damage induces defect-assisted junction leakage current and results in poor characteristics of data retention time in DRAM cell. To minimize the dry etch damage during the spacer formation, oxide buffer layer is added as an etch stopping layer prior to SiN deposition. (Fig. 10) In fact, SiO<sub>2</sub>/SiN dual spacer scheme has a strong advantage over SiN single spacer for the enhancement of data retention time. Fig. 11 shows vertical structures of W/WN/poly-Si stack gate covered by HT-CVD oxide and ALD SiO<sub>2</sub> for the formation of SiO<sub>2</sub>/SiN dual spacer. As shown in Fig. 11, W word line was severely oxidized during HT-CVD oxide process, while SiO<sub>2</sub>/SiN dual spacer is successfully formed by ALD SiO<sub>2</sub> process. In Fig. 12, the word line resistance of 176K cell array with ALD SiO<sub>2</sub>/SiN dual spacer is identical to that with SiN single spacer, which strongly suggests no oxidation of W during the ALD SiO<sub>2</sub> process. Shown in Fig. 13 is the remain oxide thickness on S/D region in DRAM cell after SiN spacer etch back process. As expected, the sample with SiO<sub>2</sub>/SiN dual spacer results in better controllability of thickness and thickness uniformity of remain oxide after SiN etch back. As a result, the single bit fail counts in Fig. 14, which is caused by poor data retention characteristics, are dramatically improved using ALD SiO<sub>2</sub>/SiN dual spacer as compared to that of SiN single spacer. Fig. 15 shows single bit fail counts related to refresh time. The data retention time shows the substantial difference between dual spacer and single spacer schemes. In fact, more than 50% improvement of data retention time is achieved using ALD SiO<sub>2</sub>/SiN dual spacer on W/WN/poly-Si stack gate. These superior characteristics of data retention time using dual spacer on metal gate are very promising for the fabrication of next generation high performance DRAM device.

### 4. Another Promising Application of ALD SiO<sub>2</sub>

In high performance logic or SRAM devices, one of the most critical issues is the high thermal budget after channel and LDD implantations since it deteriorates short channel characteristics. The low temperature ALD SiO<sub>2</sub> layer is applied to poly-Si gate as a dual spacer on sub 100nm SRAM device. As shown in Fig. 16, excellent short channel characteristics of V<sub>th</sub> is identified by simply replacing HT-CVD oxide with ALD SiO<sub>2</sub> in dual spacer. Furthermore, drain induced barrier lowering (DIBL) characteristics in Fig. 17 are improved using ALD SiO<sub>2</sub> dual spacer. The overlap capacitance of ALD SiO<sub>2</sub> group is also smaller than that of HT-CVD oxide group as shown in Fig. 18. Conclusively, low temperature ALD SiO<sub>2</sub> process can give a larger process window for the fabrication of sub 100nm high performance logic or SRAM devices.

### Conclusion

For the first time, mass-productive ultra-low temperature ALD SiO<sub>2</sub> process is successfully developed using HCD and H<sub>2</sub>O as precursors and pyridine as a catalyst. By applying ultra-low temperature ALD SiO<sub>2</sub> process for dual spacer, the significant improvement of data retention time is achieved at W/WN/poly-Si stack gate in 130nm DRAM device. It is also suggested that ALD SiO<sub>2</sub> process is very effective to retard SCE in CMOSFETs.

### References

- [1] S. Choi et. al., "Highly manufacturable Sub-100nm DRAM integrated with full functionality," 2002 Symp. of VLSI Tech., p4, 2002
- [2] J. W. Klaus, et. al., "Atomic layer deposition of SiO<sub>2</sub> using catalyzed and uncatalyzed self-limiting surface reactions," *Surface Review & Lett.*, 6, p435, 1999
- [3] J. W. Klaus, et. al., "Growth of SiO<sub>2</sub> at room temperature with the use of catalyzed sequential half-reactions," *Science*, 278, p1934, 1997

Table 1. Basic properties of ALD SiO<sub>2</sub> process

Deposition Rate	1.5 Å/cycle
Wet Etch Rate after 700 °C, 1min. anneal	30 Å/min. in 200:1 HF
Particles >0.16 μm size	<25 adders
Uniformity (1σ)	< 1% within wafer
	< 1% in batch
	< 1% lot to lot




Fig. 1 Time sequence of Pyridine catalyzed ALD  $\text{SiO}_2$  process




Fig. 2 Temperature dependence of deposition rate on different precursors




Fig. 3 Comparison of wet etch amount for HCD vs. TCS based ALD  $\text{SiO}_2$  (As-deposition and post annealing temperature)




Fig. 4 FTIR spectra of (a) ALD  $\text{SiO}_2$ , as-deposition (b) ALD  $\text{SiO}_2$  after annealing at 700°C, 1min. (c) HT-CVD  $\text{SiO}_2$




Fig. 5 AES depth profile spectra of ALD  $\text{SiO}_2$




Fig. 6 ALD  $\text{SiO}_2$  Thickness versus number of process cycles




Fig. 7 Surface RMS roughness of ALD  $\text{SiO}_2$  films measured by AFM




Fig. 8 Step coverage and pattern loading effect of ALD  $\text{SiO}_2$




Fig. 9 J-E characteristics of ALD  $\text{SiO}_2$  vs. HT-CVD  $\text{SiO}_2$

9.3.3

IEDM 231

BEST AVAILABLE COPY




Fig. 10 Schematic diagrams of WWN/poly-Si gate structure  
(a) SiN single spacer (b) SiO<sub>2</sub>/SiN dual spacer




Fig. 12 Distribution of word line resistance in 176K cell array for different spacer schemes




Fig. 14 Distribution of single bit fail counts for different spacer schemes




Fig. 16 ALD SiO<sub>2</sub> spacer shows better short channel characteristics due to lower thermal budget




Fig. 17 Drain induced barrier lowering (DIBL) characteristics for two different oxides in dual spacer




Fig. 18 Gate overlap capacitance: ALD SiO<sub>2</sub> vs. HT-CVD SiO<sub>2</sub> in dual spacer




Fig. 11 Vertical SEM images of WWN/poly-Si gate covered by SiO<sub>2</sub> layer for dual spacer (SiO<sub>2</sub>/SiN).  
(a) HT-CVD SiO<sub>2</sub> (b) ALD SiO<sub>2</sub>




Fig. 13 Thickness of remain oxide at S/D region in DRAM cell  
(a) single spacer, (b) dual spacer




Fig. 15 Comparison of single bit fail counts for different spacer schemes

9.3.4

232-IEDM

BEST AVAILABLE COPY